


■ A Solution



■ Construct a truth table for this circuit.

R	S	X	Q
0	0	Q'	X'
0	1	0	1
1	0	1	0
1	1	0	0


■ Write Boolean expressions for X and Q.

$$X = (S+Q)'; \quad Q = (R+X)'$$

$$Q = R' \cdot X' = R' \cdot (S+Q)$$

$$\text{Let } S = R = 0. \text{ Then } Q = 1 \cdot (0+Q) = Q$$

□ The previous circuit is called an *SR Latch* and is usually drawn as shown below:




■ Observations


- ◆ The latch has two states, $Q = 0$ and $Q = 1$
- ◆ The output depends on the state as well as the inputs, so the circuit is sequential
- ◆ The circuit has a loop, as all sequential circuits do
- ◆ The outputs Q and Q_L are logical complements unless inputs S and R are both 1
- ◆ Asserting S (i.e., setting it to 1) sets Q to 1 (and Q_L to 0).
- ◆ Asserting R (i.e., setting it to 1) resets Q to 0 (and Q_L to 1)
- ◆ If neither S nor R are asserted, Q retains a value determined by the last time S or R were asserted
- ◆ Bad things can happen if both S and R are asserted simultaneously as we will see below.

□ Unstable latch behavior (Oscillation)

- Assume that all gates have a fixed delay δ modeled as follows:




- This gives the following latch model:



- Then $Q(t+\delta) = (R(t) + X(t))' = R(t)' \cdot X(t)'$, and $X(t+\delta) = (S(t) + Q(t))' = S(t)' \cdot Q(t)'$


- Now set $S = R = 1$, so that both Q and X are equal to 0 after at most a delay of δ . Then change both R and S to 0 at exactly the same time. Then

$$Q(t+\delta) = X(t)' \text{ and } X(t+\delta) = Q(t)'$$




□ Unstable latch behavior (Metastable state)



- Equivalent circuit for the latch when $R = S = 0$




- Transfer characteristics of an inverter:




- Now consider the behavior of the following circuit:




- Superimposing the two graphs gives the following:



- Now consider connecting v_{02} to v_{i1}



- ◆ The dots on the graph represent points where the inputs and outputs of the delays are equal.
- ◆ The dots on the two ends represent the two stable states of the system. Small changes in any of the signals are damped out quickly.
- ◆ The dot in the middle represents a metastable state. Small changes in any of the signals are amplified and the circuit leaves the metastable state.
- The hill analogy:
- The latch could get in the metastable state in the following way:




- ◆ What is the relationship between hazards and the metastable state?

□ Avoiding unstable behavior of SR latches

- Since both the oscillation and the metastable state are undesirable behavior, we should try to avoid them. this can be done with the following rules:
 - ◆ Do not change R and S from 1 to 0 at the same time.
 - This is necessary to avoid the oscillation behavior seen above
 - One way to guarantee that this will not happen is to never allow them to both be 1 at the same time.
 - ◆ Once you change an input, do not change it again until the circuit has had time to complete all its signal transitions and reach a stable state.
 - This is necessary to avoid the metastable behavior illustrated above


□ /R/S Latch



- Changing from 00 to 11 can produce nondeterministic behavior

□ Propagation Delay of Ungated Latches

t_{PRQ} - Delay from the R input to the Q output
 t_{PSQ} - Delay from the S input to the Q output
 t_{PRQ_L} - Delay from the R input to the Q_L output
 t_{PSQ_L} - Delay from the S input to the Q_L output



□ Verilog descriptions of an SR latch

```

module srlatch1 (s, r, q, q_n);
  input s, r;
  output q, q_n;

  assign q_n = ~(s | q);
  assign q = ~(r | q_n);

endmodule
    
```

```

module srlatch2 (s, r, q);
  input s, r;
  output q;
  reg q;

  always @(s or r)
    if (s & r) q = 0;
    else if (~s & r) q = 0;
    else if (s & ~r) q = 1;

endmodule
    
```

```

module srlatch3 (s, r, q);
  input s, r;
  output q;
  reg q;


  always @(s or r)
    case ({s,r})
      3: q = 0;
      2: q = 1;
      1: q = 0;
    endcase

endmodule
    
```

Gated Latches


□ Clock Signals

- It is easier to avoid the metastable state if we place restrictions on when a latch can change states. This is usually done with a clock signal.




- The effect of the clock is to define discrete time intervals.
- The clock signal is used so that the latch inputs are ignored except when the clock is asserted.
- This effectively makes time discrete, since we do not care what happens when the clock is not asserted.

□ Gated SR Latch



Logic Diagram



Symbol

■ Gated Latch Function Table

CK	S	R	Q(t+ δ)
0	0	0	Q(t)
0	0	1	Q(t)
0	1	0	Q(t)
0	1	1	Q(t)
1	0	0	Q(t)
1	0	1	0
1	1	0	1
1	1	1	0

- ◆ Note that when CK is 0, the simple latch has both inputs 0 and the inputs S and R have no effect

■ Gated Latch Transition Table

- ◆ Note that the internal latch inputs will both go from 1 to 0 if the S and R inputs are both 1 when the clock goes low. Hence we must never have S and R at 1 when the clock is 1.
- ◆ We make the following rules for changing inputs.
 - Don't change the inputs while the clock is asserted.
 - Don't apply the inputs S = R = 1 when the clock is asserted.
- ◆ Then we can use the following model of latch behavior:
 - While the clock is not asserted, the inputs are ignored and the state does not change.
 - When the clock is asserted, the latch can change state and the values of the input signals S(t) and R(t) and current state Q(t) just prior to the clock assertion determine the new value of the latch's state Q(t+1).
- ◆ Assuming this model, we can describe the latch's behavior by a table that gives the new state Q(t+1) that will occur when the clock is asserted given the current state Q(t) and the current inputs S(t) and R(t).


Q(t)	S(t) R(t)			
	00	01	11	10
0	0	0	d	1
1	1	0	d	1

Q(t+1)

- ◆ This table is called a transition table or state transition table.
- ◆ The clock is not shown explicitly, but is inherent in the interpretation we place on table.

□ Gated D Latch

- This latch is useful when you need a device to store (remember) a bit of data.



- The D stands for "data" or "delay."
 - ◆ The term data refers to the fact that the latch stores data.
 - ◆ The term delay refers to the fact the output Q is equal to the input D one time period later. That is, Q is equal to D delayed by one time period.


■ Gated D Latch Transition Table

Q(t)	D(t)	
	0	1
0	0	1
1	0	1


Q(t+1)

- There is no such thing as an ungated D latch. Why?
- The gated D latch is also called a *transparent latch*.

■ Alternative Design of the gated D Latch




◆ Exercise: Compare this implementation with the following one:




□ Propagation Delay of Gated Latches

- Since changes in the data inputs of a gated latch have no effect unless the clock is asserted, propagation delay is not measured from the data inputs.
- Propagation delay is measured from the clock input to the outputs.


t_{PCQ} (or t_{PQ}) - delay from time clock is asserted until the Q output changes



t_{PCQ_L} (or t_{PQ_L}) - delay from time clock is asserted until the Q_L output changes



- Propagation delays can be different from high-to-low transition and low-to-high transitions



□ Verilog description of gated latches

- Gated SR Latch:

```
module gatedsr (G, S, R, Q);
input G, R, S;
output Q;
reg Q;

always @(G or S or R)
if (G)
if (S & ~R) Q = 1;
else if (~S & R) Q = 0;
else if (S & R) Q = 0;

endmodule
```
- Gated D Latch:


```
module gatedd (D, Clk, Q);
input D, Clk;
output Q;
reg Q;

always @(D or Clk)
if (Clk)
Q = D;

endmodule
```


□ Exercise

- Consider the following 4-stage shift register made from gated D latches:




- The intended behavior is that data bits are shifted in at the DIN terminal and shifted out at the Q4 terminal four clock pulses later. The first clock pulse loads the bit into Q1 and the second clock pulse transfers this bit from Q1 to Q2 while a new bit is loaded into Q1, and so on.
- What applications could you suggest for this circuit?

- Draw a timing diagram for this circuit assuming that the propagation delay of the latch is greater than the clock pulse width.



- Draw a timing diagram for this circuit assuming that the propagation delay of the latch is less than the clock pulse width.




Flip-Flops

□ Dynamic Clock Inputs


- The gated latch only looks at its data inputs while the clock is asserted; it ignores them at other times
 - ◆ The window of time when the latch is looking at and reacting to its inputs is the duration of the time that the clock is asserted
- It is easier to design the circuits that generate a latch's data inputs if the window when the latch is looking at the data inputs is small.
 - ◆ We could only assert the clock for a short time, but this creates other problems
- Dynamic clock inputs and the latches that use them reduce the window to a very small time around an edge of the clock
- There are two types of dynamic clock inputs, *edge-triggered* and *master-slave*.
- Latches that use dynamic clocks are called *flip-flop*

□ Positive Edge-Triggered D Flip-Flops




- This flip-flop samples its D input on the rising edge of the clock and is therefore called an *edge-triggered flip-flop*.
- The first latch is called the master latch and the second one is called the slave latch. The slave latch always follows the master latch.
- Note that Brown & Vranesic call this a master-slave flip-flop.

□ Edge-triggered flip-flop behavior




- When the clock is low, the master latch is enabled and its output follows its D input. When the clock makes a low-to-high transition, the master latch is deactivated and the last value it saw in its D input is stored in its memory. At the same time, this value is transferred from the master to the slave latch.
- The slave is enabled while the clock is high, it will only change its value at the time the clock goes high, since its input is connected to the master, and it cannot change while the clock is high.
- The edge-triggered flip-flop behaves as if it samples its input during rising edges of the clock, and that is the only time its output can change.
- The sampling window is very short, and that is the only time during which the input signal must be held constant.

□ Negative Edge-Triggered D Flip-Flops



□ Asynchronous Inputs




- If CLK is held at 0, the D flip-flop acts like an SR latch with PR the set input and CLR the reset input

□ Edge-Triggered JK Flip-Flops

- The JK Flip-Flop has two inputs J and K. All four possible input configurations are valid. The J acts like S and the K acts like R, when there is only one input with value 1. When both J and K are 1, the flip-flop toggles.

	JK			
Q	00	01	11	10
0	0	0	1	1
1	1	0	0	1

Q*

$$Q^* = J \cdot Q' + K' \cdot Q$$


- What would happen if we used a gated D latch instead of an edge triggered flip-flop?

□ Verilog descriptions of edge-triggered flip-flops

■ D Flip-Flop

```

module flipflop (D, Ck, Clr, Q);
input D, Ck, Clr;
output Q;
reg Q;

always @(posedge Ck or posedge Clr)
    if (Clr) Q = 0;
    else Q = D;

endmodule

```

■ JK Flip-Flop

```

module flipflopjk (Ck, J, K, Q);
input Ck, J, K;
output Q;
reg Q;

always @(negedge Ck)
    if (J & ~K) Q = 1;
    else if (~J & K) Q = 0;
    else if (J & K) Q = ~Q;


endmodule

```


□ Timing parameters for edge-triggered flip-flops

- Inputs must not change while they are being sampled by the clock.


◆ Setup and hold times




◆ Propagation delays



- Propagation delay must exceed hold time!



□ Trigger Flip-Flop




Logic Diagram



Symbol

□ Master-Slave Flip-Flops

■ SR master-slave flip-flop




Logic Diagram



Symbol

■ JK master-slave flip-flop




Logic Diagram




Symbol

■ Pulse Catching



■ Comparison of flip-flop types



■ Verilog description of master-slave flip-flops

```
module flipflops (Ck, S, R, Q, master);
  input Ck, S, R;
  output Q, master;
  reg master, Q;

  always @(Ck or S or R)
    if (Ck) begin
      if (S & ~R) master = 1;
      else if (~S & R) master = 0;
      else if (S & R) master = 0;
    end
    else
      Q = master;

endmodule
```

Review

- The behavior of latches
 - Metastability
- Adding clocks to latches - gated latches
- The properties of dynamic clocks - flip-flops
 - Edge-triggering
 - Setup and Hold times
- Types of flip-flops:
 - SR, D and JK
- The transition table model for flip-flop behavior